.comment-link {margin-left:.6em;}


Life as I'm learning it

My Photo
Location: Plymouth Meeting, Pennsylvania, United States

"It little profits that an idle king, By this still hearth, among these barren crags, Match'd with an agèd wife, I mete and dole Unequal laws unto a savage race, That hoard, and sleep, and feed, and know not me."

Wednesday, November 23, 2005

Designer chips

After quite a lot of negative publicity, Anna University is in the news for a good reason.

Magma Design Automation, a California-based electronic design automation (EDA) company has tied up with Anna University's Integrated Systems Laboratory (of the Department of ECE - my own alma mater!). According to The EE Times, Magma considers this move as "a push to help increase number of professionals trained on state-of-the-art EDA tools."


According to Magma (Santa Clara, Calif.), the partnership has already resulted in the successful completion of a telecom chip. Using Magma's RTL-to-GDSII design system, students were able to tapeout a general-purpose CDMA receiver quickly while meeting timing and area goals, as well as maintaining power and signal integrity, Magma said.

“With the semiconductor industry in India entering an exciting new growth phase, it is imperative that we train more engineers on advanced VLSI design to bridge the current talent gap,” said Anand Anandkumar, managing director of Magma Design Automation India, in a statement.

Wonderful times ahead

Magma said its IC Excellence Initiative trains designers on cutting-edge technology to meet the growing demand for VLSI design expertise in the Indian semiconductor industry. With access to the latest technology through the engineering curriculum, Indian designers can expand IC design capabilities, thus bridging the academia-industry gap, Magma said.

Under the program, which was introduced in March, Magma India works closely with VLSI heads of top-tier engineering institutions providing training material, applications engineering support and software licenses. The initiative encompasses the launch of an IC Physical Design PG Diploma Course through leading VLSI training institutions in India, collaboration with leading corporations and partnering with the government of Karnataka and the government of India’s Department of IT, according to the company.
The Integrated Systems Laboratory, headed by Prof. P.V. Ramakrishna, is also involved in developing the ANUSAT, a microsatellite, for ISRO.


Blogger Selva said...

I think we were three years too early to AUECE! :(


11/25/2005 02:19:00 AM  
Anonymous Vijay Krishna said...

You sure about the number? :)

11/25/2005 10:07:00 AM  
Blogger Selva said...

Three years - means we would have had got the rich experience at least in the third and final years.

11/26/2005 12:06:00 AM  

Post a Comment

Links to this post:

Create a Link

<< Home